

Description

The PSMD2P100V120 uses split gate trench technology to provide excellent $R_{DS(ON)}$ and low gate charge. This device is suitable for power management and high efficiency applications at high switching frequencies applications.

MOSFET Product Summary			
V _{DS} (V)	R _{DS(on)} (mΩ)(Typ)	I _D (A)	
100	3.0@ V _{GS} = 10V	189	

Feature

- Low R_{DS(ON)} Ensures On-State Losses are Minimized
- Excellent Q_{gd} x R_{DS(ON)} Product(FOM)
- Advanced Technology for DC-DC Converts
- Small Form Factor Thermally Efficient Package Enables Higher Density End Products
- > 100% UIS (Avalanche) Rated
- Lead-Free Finish ; RoHS Compliant
- Halogen and Antimony Free. "Green" Device

Applications

- PWM applications
- Load switch
- Power management
- DC-DC Converters
- Wireless Chargers


Absolute maximum rating@25°C

Rating	Symbol	Value	Units
Drain-Source Voltage	V _{DS}	100	V
Gate-Source Voltage	V _{GS}	±20	V
Drain Current-Continuous ¹) $\frac{T_c=25^{\circ}C}{T_c=100^{\circ}C}$	I _D	189 134	A
Pulsed Drain Current ²⁾	I _{DM}	757	А
Single Pulse Avalanche Current @ L=0.1mH	I _{AS}	72	A
Single Pulse Avalanche Energy @ L=0.1mH	E _{AS}	259	mJ
Total Power Dissipation4) $T_c=25^{\circ}C$ $T_c=100^{\circ}C$	P _D	254 127	W
Thermal Resistance , Junction-to-Case4)	R _{eJC}	0.59	°C/W
Thermal Resistance Junction-to-Ambient ³⁾	R _{eja}	32	°C/W
Junction and Storage Temperature Range	T _{J,} T _{STG}	-55~+150	°C


PSMD2P100V120

N-Channel MOSFET





Schematic diagram



Marking (Top View)

PSMD2P100V120

Electrical characteristics per line@25°C (unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V,I _D = 250µA	100	-	-	V
Zero Gate Voltage Drain Current		V _{DS} =100V, T _J =25°C	-	-	1.0	μA
	I _{DSS}	$V_{GS} = 0V$ $T_J = 55^{\circ}C$	-	-	10	μΛ
Gate-Body Leakage Current	I _{GSS}	$V_{GS} = \pm 20V, V_{DS} = 0V$	-	-	±100	nA
On Characteristics ⁵⁾						
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$	2.0	3.0	4.0	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} = 10V,I _D = 20A	-	3.0	3.5	mΩ
Forward Transconductance	9 _{fs}	V _{DS} =5V,I _D =20A	-	46	-	S
Diode Forward Voltage	V_{SD}	V _{GS} = 0V,I _S = 1A	-	0.7	1.2	V
Dynamic Characteristics ⁶⁾						
Input Capacitance	C _{lss}		-	4799	-	pF
Output Capacitance	C _{oss}	$V_{DS} = 100V, V_{GS} = 0V,$ f = 1.0MHz	-	1256	-	
Reverse Transfer Capacitance	C _{rss}		-	50	-	
Switching Characteristics ⁶⁾	•	•			•	
Turn-on Delay Time	t _{d(on)}		-	10	-	ns
Turn-on Rise Time	t _r	V _{DS} = 100V, V _{GS} = 10V,	-	17	-	
Turn-Off Delay Time	t _{d(off)}	$I_D = 20A, R_{GEN} = 3\Omega$	-	44	-	
Turn-Off Fall Time	t _f		-	23	-	
Total Gate Charge @ V _{GS} =10V	0		-	68	-	
Total Gate Charge @ V _{GS} =6V	Q _g	V _{DS} = 100V,I _D = 20A,	-	44	-	
Gate-Source Charge	Q _{gs}	$V_{\rm GS} = 10V$	-	19	-	nC
Gate-Drain Charge	Q _{gd}		-	15	-	
Gate Resistance	R _g	V _{GS} =0V, V _{DS} =0V, f=1MHz	-	1.5	-	Ω
Drain-Source Diode Characteristics						
Reverse Recovery Time	t _{rr}		-	62	-	ns
Reverse Recovery Charge	Q _{rr}	I _F =20A ,di/dt=100A/µs	-	130	-	nC
Diode Forward Current	۱ _s	-	-	-	189	А

Notes:

1. Pluse width limited by maximum junction temperature.


2. Pulse test : Pulse width \leq 100µs, duty cycle \leq 2%. 3. Device mounted on 1 inch FR4 PCB with 2oz.Copper.

4. Device mounted on infinite heatsink. 5. Measured under pulsed conditions. Pulse width \leq 300µs, duty cycle \leq 2%.


6. Guaranteed by design, not subject to production.

PSMD2P100V120

Typical Characteristics



PSMD2P100V120



V_{DS} - Drain-to-Source Voltage (V)

Figure 12: Safe Operating Area

T_C - Case Temperature (°C)

Figure 11: Current Derating

PSMD2P100V120





Figure 13: Normalized Maximum Transient Thermal Impedance


Ordering Information


Device	Package	Reel	Shipping
PSMD2P100V120	TO-263	13"	1000 / Tape & Reel

Load With Information




Product Dimension (TO-263)





Suggested PCB Layout



Dim	Millimeters		Inches		
	Min	Мах	Min	Мах	
А	4.24	4.77	0.167	0.188	
A 1	2.30	2.89	0.091	0.114	
A 2	0.00	0.25	0.000	0.010	
b	0.70	0.96	0.028	0.038	
b 1	1.17	1.70	0.046	0.067	
С	0.30	0.60	0.012	0.024	
C 1	1.15	1.42	0.045	0.056	
D	14.10	15.88	0.555	0.625	
D 1	8.50	9.60	0.335	0.378	
E	9.78	10.36	0.385	0.408	
L	1.78	2.79	0.070	0.110	
L1	-	1.75	-	0.069	
е	2.54 Ref.		0.100 Ref.		

PSMD2P100V120

IMPORTANT NOTICE

P and Prisemi are registered trademarks of Prisemi Electronics Co., Ltd (Prisemi), Prisemi reserves the right to make changes without further notice to any products herein. Prisemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Prisemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in Prisemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Prisemi does not convey any license under its patent rights nor the rights of others. The products listed in this document are designed to be used with ordinary electronic equipment or devices, Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of with would directly endanger human life (such as medical instruments, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

> Website: http://www.prisemi.com For additional information, please contact your local Sales Representative. ©Copyright 2009, Prisemi Electronics Prisemi[®] is a registered trademark of Prisemi Electronics. All rights are reserved.